DFI - ddr-phy.org

Forum Discussions (204)

Discussions Replies Latest Activity

Frequency change Protocol

Hi John, During Frequency change protocol, PHY asserts dfi_init_complete to indicate that frequency has changed and PHY is ready for opera…

Started by venkatesh g

2 Jul 19, 2018
Reply by venkatesh g

DQS assertion before Preamble

We are using third party PHY and came across a case where PHY is asserting DQS half clock before pre-amble starts in Write. Where as in Sp…

Started by Dhaval shah

0 Jun 18, 2018

Read commands ultilizing dfi_rddata_cs_n

Hi, In DFI 3.1: Is the figure 29 Read Commands Utilizing dfi_rddata_cs_n correct? 1. Why is the trddata_en timing is different in RDA and…

Started by Sunmon

1 Jun 6, 2018
Reply by John MacLaren

suggestion required with gaining Pre Requisite knowledge

Hi everyone, I am a beginner and I want to learn more about memory controller and PHY to understand the channel interface  can some one sug…

Started by Venkat Naveen Masina

1 May 15, 2018
Reply by Wade Thoenes

DDR5 and LPDDR5 DFI Specs

Hello, Is there any updates related to DFI specifications for LPDDR5 or DDR5? Thanks in advance, Mohamed

Started by Mohamed Rayan

3 Jan 31, 2018
Reply by John MacLaren


Is there any plan to support DFI-HBM??

Started by Naveenkumar

1 Jan 18, 2018
Reply by John MacLaren

DFI 2.1.1/3.- Read Transaction

I have a simple question for the DFI 2.1.1 interface that applies also to the DFI 3.0. In a DDR2 or DDR3 read transaction where the MC tri…

Started by Onoufrios

2 Nov 20, 2017
Reply by Onoufrios

Mapping DDR4 PDA to DFI

PDA(Per DRAM addressability) is DDR4 feature which has the following specifications: Enable PDA mode using MR3 bit “A4=1”. In the ‘per DRA…

Started by Mohamed Rayan

1 Nov 17, 2017
Reply by John MacLaren

Read Training in PHY

Hi, When we are performing the write training i.e write leveling, the delays are adjusted by the PHY based on the data that is given by the…

Started by Saurabh Gupta

0 Oct 5, 2017

Width of dfi_wrdata in case of ECC

In normal scenario i.e without ECC, the width of the dfi_wrdata is 128. Now as we have a support for ECC then should we change the width to…

Started by Sarthak Saxena

1 Oct 5, 2017
Reply by John MacLaren


© 2019   Created by James Pangburn.   Powered by

Badges  |  Report an Issue  |  Privacy Policy  |  Terms of Service