Forum Discussions (44)
| Discussions | Replies | Latest Activity |
|---|---|---|
 read levelingHi John, 1. Figure 26 in DFI 3.1, "first read data is returned in three clock cycles but second read data is returned in four clock cycle… Started by mouvik bag |
2 |
on Thursday Reply by mouvik bag |
dfi_wrdata_cs_n and dfi_rddata_cs_n widthHi, In DFI 3.1 spec: Table 6 and Table 9 define the width of dfi_wr/rddata_cs_n as "DFI Chip Select Width", which is defined (in Table 29)… Started by Nadav Klein |
1 |
on Wednesday Reply by John MacLaren |
From previous discussion on wrdata_en1. For x8 config, does one slice contain 8data pins at PHY-SDRAM interface & 64 data pins (for 1:4 frequency ratio i.e DDR3) at Memory… Started by Basant Bothra |
1 |
on Wednesday Reply by John MacLaren |
dram_clk_disable signal protocol requirementHi John, I have few questions on functionality of dram_clk_disable signal. Could you please take some time to answer them. DFI spec doesn’… Started by varma Devaganugula |
4 |
on Wednesday Reply by Kamlesh Mulchandani |
Intermediate resetHi! My name is Kamlesh Mulchandani. I am working on lpddr2 project. I am a verification engineer. 1) Can any one explain the steps needed,… Started by Kamlesh Mulchandani |
0 | on Wednesday |
Training interfaceHi John, 1) Is PHY-initiated training used only for Non-DFI mode? Can phy request training in DFI mode? 2) Is rddata_en signal used to g… Started by Basant Bothra |
0 | Dec 3 |
How back to back write command and data get handlesScenario : I have full rate controller [means controller, PHY model and Memory model all are working on same clock ]. I am using DDR3 memor… Started by Niyati |
2 |
Dec 2 Reply by Niyati |
From DFI3.1, write interfaceHi John, 1)dfi_wrdata_mask signal is used to mask the data per slice i.e. to let the memory know about the valid data. Why can't we use dfi… Started by Basant Bothra |
2 |
Dec 2 Reply by Basant Bothra |
How PHY model come to know of data driving size [either 8 or chop 4]I have environment in which I am using DDR3 memory. DDR3 memory is allowed data driving of - 8 data or chop 4 for fixed type it configured… Started by Niyati |
1 |
Dec 2 Reply by John MacLaren |
PHY initiated UpdateHi John, I have one question regarding PHY initiated Update..... What type of updates does PHY do when "PHY initiated Updates" are carried… Started by DEBRAJ SENGUPTA |
2 |
Nov 25 Reply by DEBRAJ SENGUPTA |
© 2013 Created by Denali Software, Inc..
Powered by
